
CHAPTER 9 TARGET SYSTEM INTERFACE CIRCUITS
9.3
SI/RxD, H/S
The SI/RxD input signal must not exceed TTL-level voltage.
Figure 9-3. SI/RxD and H/S Pins
V DD
74LV125
33 ?
Signal
100 k ?
V DD2
74LV125
PG-FP4
Target System
9.4
CLK
Figure 9-4. CLK Pin
V DD
150 ?
74LV125
Signal
74LV125
V DD2
150 ?
PG-FP4
User ’s Manual U15260EJ4V0UM
Target system
103